

WE CLAIM:

1 1. A method of fabricating an imaging device blooming control structure
2 comprising:

3 providing a semiconductor substrate in which is configured a photogenerated
4 electrical charge collection region;

5 forming a masking layer on the substrate;

6 providing an opening in the masking layer at a substrate location selected for a
7 blooming drain;

8 forming a blooming drain by implanting an impurity into the substrate at the
9 location of the masking layer opening; and

10 forming a blooming barrier region laterally adjacent to the blooming drain by
11 implanting an impurity into the substrate at a first acute angle with the substrate to
12 produce a lateral blooming barrier region width that corresponds to the first acute
13 implantation angle.

1 2. The method of claim 1 wherein the masking layer comprises photoresist.

1 3. The method of claim 1 wherein the step of providing an opening in the
2 masking layer comprises forming in the masking layer an opening having sidewalls
3 characterized by a non-vertical profile.

1 4. The method of claim 1 wherein the step of forming a masking layer
2 comprises forming at least two stacked masking layers each characterized by a distinct
3 impurity implantation stopping power.

1 5. The method of claim 4 wherein the step of providing an opening in the
2 masking layer comprises forming in each masking layer an opening having sidewalls of a
3 distinct, non-vertical profile.

12. The method of claim 1 further comprising forming a photogenerated charge barrier region at a substrate depth lower than that of the blooming drain and the blooming barrier region by implanting an impurity into the substrate at a second acute angle with the substrate, a lateral width of the photogenerated charge barrier region corresponding to the second acute implantation angle.

1 13. The method of claim 1 wherein the first acute implantation angle is
2 selected to produce a blooming barrier region width that exhibits a short-channel effect.

1 14. A method of fabricating an impurity region in a semiconductor substrate
2 comprising:
3 forming a masking layer on the substrate;
4 forming a sidewall in the masking layer at a substrate location for the impurity
5 region,
6 based on masking layer impurity implantation stopping power and masking layer
7 sidewall profile, selecting an acute impurity implantation angle with the substrate that
8 corresponds to a prespecified three-dimensional impurity region profile in the substrate;
9 and
10 implanting an impurity into the substrate at the selected acute impurity
11 implantation angle to produce the prespecified impurity region profile in the substrate.

1 15. The method of claim 14 wherein the step of forming a masking layer
2 comprises forming at least two stacked masking layers each characterized by a distinct
3 impurity implantation stopping power.

1 16. The method of claim 14 wherein the step of forming a sidewall in the
2 masking layer comprises forming in each masking layer a sidewall of a distinct, non-
3 vertical profile.

1 17. The method of claim 14 wherein the step of forming a sidewall in the
2 masking layer comprises forming in each masking layer an opening of a distinct size.

1 18. The method of claim 14 wherein the step of forming a sidewall comprises
2 forming a sidewall characterized by a non-vertical profile.

